Abstract-Single photon avalanche diode (SPAD) arrays have proven themselves as serious candidates for time of flight positron emission tomography (PET). Discreet readout schemes mitigate the low-noise requirements of analog schemes and offer very fine control on threshold levels and timing pickup strategies. A high optical fill factor is paramount to timing performance in such detectors, and therefore space is limited for closely integrated electronics. On the other hand, a production, daily used PET scanner must minimize bandwidth usage, data volume, data analysis time and power consumption, and therefore requires a real-time readout and data processing architecture as close to the detector as possible.
I. INTRODUCTION IME of flight is increasingly considered an essential path to improve contrast to noise ratio (CNR) in reconstructed positron emission tomography images [1, 2] . To do so, the data acquisition system (DAQ) must provide very sharp timing resolution.
Single photon avalanche diode (SPAD) devices have received great attention as a component to reach this goal; like photomultiplier tubes, they have excellent gain and timing resolution but in addition are more compact, are immune to magnetic fields and require much lower voltage bias. Various SPAD array detector architectures are under investigation, the most common being the silicon photomultiplier (SiPM). These have reached PET coincidence resolutions below 200 ps in experimental setups [3] . However, SiPM devices require lownoise preamplifiers, their performance is limited by the noisiest SPAD in the array, and their dynamic range is fixed to a specific scale during acquisition.
Another approach reads SPAD in an array using digital circuits [4] ; this introduces precise threshold control and allows very fine configuration of acquisition parameters. This, in turn, implies a tradeoff between photodetection fill factor and embedded circuitry complexity.
Whichever solution is selected, both analog and digital approaches require real-time device and system-level integration to minimize power consumption, dead time and physical size in the context of massive multi-channel environments such as a full PET system.
We propose a fully digital, real-time data acquisition (DAQ) architecture for a vertically stacked SPAD based PET detector. Unlike 2D electronic integration, vertical integration with through silicon via allows the presence of both a high fill factor SPAD array and a complex embedded system. The realtime embedded engine, placed on a dedicated layer, provides all the necessary modules for event detection and analysis, reducing the overall data throughput, power consumption and off-chip system complexity.
II. DETECTOR ARCHITECTURE

A. Architecture Overview
To reach sub-millimeter spatial resolution, the overall detector uses 1.1 × 1.1 × 12 mm 3 LYSO arrays with 0.1 mm gap, individually coupled to SPAD sub-matrices (Fig. 1) . The SPAD devices used for this project are tiled with a 50 μm step, leading to an array of 22 × 22 per scintillator [5] , with individual quenching circuits. The fabricated prototype has 6 independent PET channels.
The digital architecture has 3 major blocks ( Fig. 2) : the timing pickup block, the data acquisition block (DAQ), and the miscellaneous block. Each sub-matrix has a dedicated timing and DAQ block. Post-sampling processing and the 
B. Timing Pickup Block
The timing pickup block is split into an OR-gate trigger tree, a delay-line first photon discriminator and a dual Vernier ring TDC [6] . All module are asynchronous, except for the TDC handshake interface with the DAQ module.
C. DAQ Dataflow
The DAQ block is fully synchronous logic, implementing all the necessary modules to monitor channels, detect events, and record samples with trigger conditions (Fig. 3) . Event data from all channels are funneled through the real-time parser which integrates the total SPAD count and takes the final packaging decision: in event mode only the address, timestamp, SPAD sum, and status flags are transmitted (Table  I) to minimize transmission dead time. In waveform mode the collected samples are also sent outside the chip. 
D. Miscellaneous Modules
Counters harvest triggers at the timing discriminator level (Fig. 2, purple) , at the channel decision module and at the memory buffer level, allowing to monitor dead time behavior during acquisitions. The data transceivers use a start/stop bit protocol to forgo a "chip enable" line to minimize the number of Input/Output pin count. To accommodate different data types transmitted over the same channels, the transmission engine aligns the data on 16-bits and adds a 16-bit header containing data type and bytes count. Finally, a low frequency internal trigger allows the user to simultaneously individually activate every quenching circuit on the die stack for functional tests and debug procedures
III. MATERIALS AND METHODS
The quenching and the readout parts were fabricated with the Tezzaron/Global Foundries mixed-signal 0.130 μm CMOS process, and were received vertically bonded in November 2013, without the SPAD layer. The test environment includes a mainboard that houses an FPGA, external communications links, local memory, and power distribution. The prototype is wire-bonded on a daughterboard PCB (Fig. 4) that hosts all the external test circuits. Correct 3D bonding is tested by activating each quenching circuit in turn and asserting a response in the DAQ. 
IV. RESULTS
The system runs as designed at 200 MHz. Communication tests run on the die over 24 hours produced no errors on a simple handshake test with a random changing pattern. With protocol overhead, the waveform mode transmits up to 170 kcps, while in PET mode the event rate reaches 2.2 Mcps. Considering the expected maximum count rates of 1250 events per square mm, the single transmission line can support 40 x 40 mm 2 without transmission dead time. Sequential triggering of the quenching circuits through the internal module produce a response for all input paths, confirming the correct 3D connection between the DAQ and the quenching layers in the assembly.
V. CONCLUSION
This paper presents a real-time readout architecture integrated under a SPAD array targeted for PET applications. The architecture supports both routine acquisition modes as well as fast, low bandwidth device characterization functions necessary for PET systems used on a daily basis. The communication link supports very high count rates, providing little or no acquisition dead time in normal usage conditions. This real-time integrated readout architecture enables a compact detector design, suitable to build large axial field of view PET imaging systems.
